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Magnetic Memories 
The co inc iden t - cu r ren t magnetic-core memory was suggested i n 
19h9 by Jay W. For res t e r^ as a r e l i a b l e , random-access s to rage medium. 
Development of the f i r s t working memory of t h i s type, for the Memory 
Test Computer a t M. I . T„, e s t ab l i shed conclus ively the s u p e r i o r i t y of 
such a memory over competi t ive systems and paved the way for o the rs to 
exp lo i t the new device . 
The co inc iden t - cu r ren t memory uses two p r o p e r t i e s of f e r r o -
magnetic ma te r i a l s^ , (F ig . 1) n o n - l i n e a r i t y and remanence, t o perform 
the bas i c funct ions, s e l e c t i o n and storage, requi red of a m u l t i p l e -
r e g i s t e r memory. As shown in F ig . 2, each core in an a r r a y l i e s a t 
the i n t e r s e c t i o n of a unique s e t of x, y, and z coordinate wi re s . The 
remanent-flux s t a t e of a given core determines whether i t holds a ONE 
or a ZERO. Simultaneous half-ampli tude cu r r en t e x c i t a t i o n s on one of 
each s e t of x and y l i n e s cause a s ingle core in each z or d i g i t p lane 
t o rece ive f u l l switching cur ren t while a l l o the r cores in the plane 
remain e s s e n t i a l l y unchanged. I f the core holds a ONE, a l a rge vol tage 
i s induced on a sense winding which l i n k s a l l the cores in a d i g i t 
p lane ; a ZERO produces a small output . In order t o w r i t e i n t o the core, 
cu r ren t s opposi te in d i r e c t i o n to the o r i g i n a l e x c i t a t i o n s are supplied, 
and the core i s switched back to the ONE s t a t e . I f a ZERO i s t o be 
wr i t t en i n t o any d i g i t p lane , a half-ampli tude pulse in the read d i r e c -
t ion i s a l so applied during wr i t e time on the appropr ia te d i g i t winding; 
thus, the core i s prevented from switching to the ONE s t a t e . 
Two important c h a r a c t e r i s t i c s of t h i s system a r e : 
1. An ent i re row and column in each d ig i t plane are 
"half-driven, • producing small, spurious outputs 
on the sense winding which tend to mask the signal 
from the selected core. 
2. Switching time of the core is fixed by the knee of 
the hysteresis loop of the material since t h i s estab-
l i shes the allowable current excitat ions on the co-
ordinate l i n e s . 
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These are t h e two outs tanding l i m i t a t i o n s on the co inc iden t -
current memory. The f i r s t tends to l i m i t the s i ze of the array from 
which a s igna l can be e a s i l y de tec ted and p l ace s f i n e r e s t r i c t i o n s on 
core uni formity . The second l i m i t s the speed of opera t ion which de -
pends on the switching time of t h e core . I t has been found expe r i -
mental ly t h a t the produc t of switching time and n e t f i e l d appl ied t o 
the core i s approximately a constant? S^j ( ca l l ed the switching 
coe f f i c i en t ) for a given material-^. The governing equation is» 
Sg = (H-HQ) T 
where T is switching time, H is applied field, and H Q is an intercept 
value usually related to the knee of the loop. The restrictions on 
current range impose a corresponding restriction on memory cycle time, 
or the time between successive memory accesses. 
These two limitations are the price paid for performing both 
selection and storage functions in a single core. 
External Selection 
A system has been developed^ which essentially assigns the 
performance of these two functions to separate cores and thereby 
overcome the restrictions mentioned above. A similar system has been 
proposed independently by Dr. R„ J. Slutz of the National Bureau of 
Standards5. 
Consider the problem of using switch cores in a magnetic-
core memory to perform the selection function completely external to 
the memory cores themselves. Such a selection system must be capable 
of subjecting any memory core in a selected register to either of two 
eyeless 
Read, Write ZERO (R-W0) 
or Read, Write ONE (R-Wx) 
without exciting any other cores in the array. (A ZERO and a ONE 
are stored in the usual manner as shown on the hysteresis loop of 
Fig. 1.) For cycle R-WQ, it is only necessary to have a sequence 
which begins and ends with a current pulse of positive polarity. 
For the R-W^ cycle, all that is required is that the first pulse 
be positive and the last negative. These two cycles are shown in 
Fig. 3. Note that a switch core must always be reset to its original 
flux state before the start of a new cycle, that is, its output will 
always be symmetrical and made up of two oppositely poled pulses. This is 
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i d e a l fo r t h e R-W^ cycle s ince i t can be performed by a s i ng l e switch c o r e . 
The R-WQ cycle cannot come from a s ing le core, however, bu t can be 
produced by the combination of two switch-core outputs (A and B, 
F ig . U). The two cycles t hus obtained a re shown i n Fig. Ij.. 
The A and B d r i v e s a re shown overlapped for minimum t i ^ « . 
y ie ld ing a th ree -bea t cyc l e . I t i s evident from above t h a t the i Lnimum 
number of switch cores needed i s one p e r r e g i s t e r to supply output A 
(each core i n the r e g i s t e r r ece ives i t ) and one core p e r b i t to supply 
output B (each core may or may not rece ive thiSj, depending on whether 
a ONE or a ZERO i s being w r i t t e n ) . A winding through a l l the B cores of 
a given d i g i t p lane can be used to provide an i n h i b i t cu r r en t which 
prevents output B when a ONE i s to be w r i t t e n . Although only one A core 
i s t h e o r e t i c a l l y requi red p e r r e g i s t e r , t h e system descr ibed here uses 
one pe r b i t 5 thus making the c e l l a symmetrical th ree -core u n i t (Fig . 5) 
fo r ease of cons t ruc t ion and to e l imina te the l a rge s i ze core needed t o 
d r ive an e n t i r e r e g i s t e r . 
The switch cores are a l l b iased by a negative c u r r e n t . A two 
dimensional system of e x c i t a t i o n s switches a s ingle core whi le only 
dr iv ing o the r switch cores in the plane along the sa tu ra ted p o r t i o n of 
t h e h y s t e r e s i s loop. The output cu r ren t s from these p a r t i a l l y - s e l e c t e d 
switch cores are the only e x c i t a t i o n s passed on t o non-se lec ted memory 
cores . 
By a complete separa t ion of switching and memory func t ions , 
the cores a re no longer r e s t r i c t e d by the c r i t i c a l requirements on 
d r iv ing c u r r e n t s and hys t e r e s i s - l oop squareness imposed by co inc iden t -
cur ren t opera t ion . The h y s t e r e s i s loop requi red for a co inc iden t - cu r -
r e n t memory i s shown in F ig . 1 . I d e a l l y , the loops r equ i red for switch 
and memory cores in the proposed system could be as shown i n F ig . 6. 
The main requirement of the switch core i s t h a t i t be s a t u r a b l e ; of 
the memory core , t h a t i t have two d i s t i n c t remanent-flux s t a t e s . The 
poorer the s a t u r a b i l i t y of the 3witch core the g rea t e r the p a r t i a l -
s e l e c t e x c i t a t i o n s the memory core must wi ths tand without changing f lux 
s t a t e . 
Experimental Resu l t s 
In order t o determine the f e a s i b i l i t y of t h i s system and to 
measure i t s operat ing c h a r a c t e r i s t i c s , a s e r i e s of experiments was p e r -
formed on ind iv idua l t h r e e - c o r e c e l l s . These were aimed a t seeing how 
operat ion was affected by v a r i a t i o n s in the f lux r a t i o between switch 
and memory cores , coupling-loop impedance,, input current^ p u l s e timing, 
and core m a t e r i a l . 
Experiments" i n d i c a t e t h a t for b e s t operat ion the switch core 
should have a t l e a s t 6 t imes as much f lux as the memory core , and t h e 
coupling loop between the two cores should be r e s i s t i v e . Scope photo-
graphs for a c e l l incorpora t ing these p r i n c i p l e s are shown i n Fig . 7« 
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F igs . 7a and b show typica l vo l t age outputs for the two switch cores 
when ONEs and ZEROs are being s t o r e d a l t e r n a t e l y . F ig . 7c shows the 
memory-core outputs for a ONE and a ZERO superposed. Idea l ly , the 
switch core should contain j u s t s u f f i c i e n t f lux t o support t h e v o l t -
age drop in both t h e coupling loop and the memory core . Coupling-
loop r e s i s t a n c e must be la rge enough so t h a t t he induct ive time con-
s t a n t of the switch-core secondary i s shor t thus making i t p o s s i b l e 
to squeeze the p u l s e s close t o g e t h e r . I t cannot, of course, be made 
l a r g e r without l i m i t , otherwise i n s u f f i c i e n t secondary cur ren t w i l l 
be supplied to switch the memory core* Fig . 8 shows ONE and ZERO 
outputs superposed for each of t h r e e improper des igns . In F ig . 8a, 
the switch core has i n s u f f i c i e n t f lux and does not completely switch 
the memory core . In Fig. 8b, the coupling loop has no added r e -
s i s t a n c e , and the cur ren t p u l s e s decay slowly making i t impossible t o 
run the pu lses c lose together. (The c e l l opera tes p e r f e c t l y i f p u l s e s 
are spaced fu r the r apar t giving an overa l l cycle time of 3 microseconds.) 
In F ig . 8c, too much r e s i s t ance has been added to the loop, l i m i t i n g 
secondary cur ren t so tha t the memory core does not switch f u l l y . In 
a l l th ree cases i t i s almost impossible to d i s t i n g u i s h between a ONE 
and ZERO. 
In experimenting with var ious core m a t e r i a l s , i t was found 
t h a t a wide range could be made t o work s a t i s f a c t o r i l y . The b e s t r e -
s u l t s were obtained, of course, for mate r ia l s having the squares t 
l oops . Here i t was poss ib le t o ob ta in a ONE-to-ZERO r a t i o of about 15 
to 1, ONE-to-half-select r a t i o of 250 to 1, and a complete cycle time 
of O.U microsecond. (Voltage r a t i o s are for peak va lues . ) As i n 
co inc iden t - cu r r en t memories, a cancel ing sense winding minimizes the 
e f f e c t s of p a r t i a l l y selected ou tpu t s . For such a winding the 
d i f fe rence between p a r t i a l - s e l e c t outputs for a core holding a ONE and 
for a core holding a ZERO becomes the s i g n i f i c a n t f a c t o r . For the c e l l 
t e s t e d , t h i s d i f fe rence was too small to measure accura te ly . 
Memory C r i t e r i a 
The memory system descr ibed above i s only one of a very l a rge 
number which uses the magnetic core as i t s basic element. Any en-
gineer ing design which attempts to t r a n s l a t e t h i s in to a p r a c t i c a l 
working device might well use the following c r i t e r i a to measure and 
eva lua te var ious systems| 
1. R e l i a b i l i t y , which i s most e a s i l y es t imated by 
tube count and marginsj 
2. S ize (number of r e g i s t e r s x number of p l aces • 
number of b i t s ) j 
3 . Cycle time, the minimum time between successive 
readouts : 
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li. Cost, mainly determined by core specifications 
and quantity, wiring complexity, and tube count. 
Design Considerations 
The principal disadvantages of the three-core-cel l memory 
l i e in the increased complexity of construction and the large number 
of cores which are used. The construction d i f f icu l t ies ar ise primarily 
from the small coupling loops linking each memory core to i t s two 
switch cores. Such problems tend to increase core interspacing. As 
a resu l t , i t i s f e l t that this type of system wi l l be most useful in 
memories of re la t ive ly small s ize , up to a few thousand reg i s t e r s . 
Since the problem of half-select noise in coincident-current memories 
i s not too significant in these small sizes, one of the pr incipal 
advantages of the three-core system i s wasted. I t would seem tha t 
the greatest advance could be made by concentrating on speedier cycle 
times as the main goal for the system since - ideal ly - there i s no 
upper l imi t to the excitations which can be applied to the cores. 
The principal problem is that the hjtgh currents needed here mean 
more tubesj a lso, faster switching times mean larger back voltages 
from cores (possibly counterbalanced by a reduction in flux through a 
change in core size and/or mater ia l ) . 
The power generated in the core goes up as the square of the 
speed. This i s because the energy required per cycle to switch a core 
i s roughly proportioned to the inverse switching time, and the number 
of cycles possible per second increases at about the same ra te . The 
heat generated in the core because of th i s power loss can have a 
serious effect on the pulse response of fe r r i t e materials. Fortunately, 
there is a wide range of core character is t ics over which t h i s system 
should work well so that system operation ought not to be too sensi-
t ive to heating at these high speeds. 
Probably the most important single c r i te r ion for choosing 
cores for t h i s system i s a low value of the switching coefficient Sy, 
which implies re la t ive ly low driving currents for a given speed of 
operation and low power loss with consequently reduced heating. 
Preliminary Design of Plane 
Successful experimentation with three-core cel ls has led to 
a preliminary design for a single 16 x 16 p lme (Fig. 9) . This p l m e 
wil l use novel construction methods to overcome the wiring complexities 
inherent in the system. The switch cores (both A and B) are a l l on one 
side of a single board. The memory core is on the other side suspended 
between two lugs on a piece of bus. The resistance wire, which forms 
the small coupling loops when connected to the lugs, i s wound on in 
continuous lengths rather than being handled in small separate pieces. 
The grid of driving l ines i s wired on the switch cores in much the sane 
way as in a conventional coincident-current memory. 
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The switch cores t o be used in t h i s plane w i l l be 80 mi l s 
O.D., 50 mi l s T.D,, 30 mi l s he ight , or about one-and-one-half t imes 
the s ize of t h e memory core used in the Memory Test Computer. The 
memory core w i l l be about one-s ix th the s i z e of the switch core. 
At p resen t , ' here i s no simple way to f a b r i c a t e such a small core. 
For t h i s experimental p lane , the simple expedient of b o i l i n g down 
l a rge r cores in acid w i l l be used. The p lane w i l l be designed t o 
operate with a complete cycle time of l e s s than 1 microsecond. I t 
i s f e l t t h a t t h i s i s f a s t enough to be a worthwhile goal without 
en t a i l i ng too many complications in the assoc ia ted e l e c t r o n i c s . The 
core ma te r i a l w i l l be an experimental mixture provided by the General 
Ceramics Company. The memory core s igna l s should be of the order of 
0.2 or 0 .3 v o l t . I t i s hoped t h a t the d r iv ing cur rents requi red w i l l 
be no higher than about 2 amperes. 
The long- ra ige p r a c t i c a l i t y of t h i s type of memory system 
depends l a r g e l y on the a b i l i t y of al t e r n a t i v e devices t o do the same 
job . At the p re sen t time, the co inc iden t - cu r r en t memory seems to be 
the only other system which o f f e r s the p o s s i b i l i t y of opera t ing wi th -
in the range of 1-microsecond cycle t ime. This would r e q u i r e t h e use 
of a h igh-coerc ive- force m a t e r i a l which s t i l l maintains the r e q u i s i t e 
hys te res i s - loop squareness a t high pulse r a t e s . Die development of 
such ma te r i a l s i s , in any case , a worthwhile goal along with the long-
range problem of reducing Sy (and, the re fo re , power requirements) for 
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PULSE SEQUENCES REQUIRED FOR 
DRIVING MEMORY 
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OUTPUT A OUTPUT B 
FIG. 4 
COMBINED OUTPUTS TO PRODUCE R-WQ AND R-Wx CYCLES 





MEMORY CORE SWITCH CORE 
B 
FIG. 5 
THREE CORE CELL 
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FIG. 6 
THEORETICALLY USABLE SWITCH AND MEMORY CORE LOOPS 
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SUPERPOSED VOLTAGES ACROSS SWITCH CORE A 
FOR READING ONES AND ZEROS 
SUPERPOSED VOLTAGES ACROSS SWITCH CORE B 
FOR WRITING ONES AND ZEROS 
SUPERPOSED MEMORY CORE OUTPUT FOR 
ONE AND ZERO 
FIG. 7 
TYPICAL CELL VOLTAGES 
(O.I J J S E C / C M ) 
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CASE OF TOO LITTLE FLUX IN SWITCH CORE 
TOO MUCH RESISTANCE IN COUPLING LOOP 
TOO LITTLE RESISTANCE IN COUPLING LOOP 
FIG. 0 
MEMORY CORE OUTPUT, ZEROS AND ONES 
FOR THREE CASES OF IMPROPER DESIGN 




ARE ON ONE SIDE OF 
PHENOLIC BOARD, 
MEMORY CORES ON 
THE OTHER. NOT 
SHOWN ARE BIAS 
WINDINGS LINKING 
EACH SET OF SWITCH 




2 X 2 MEMORY PLANE USING 
THREE CORES PER CELL 
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